IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re application of:

JOSEPH T. EVANS, JR. ET AL.

rial No.:

Filed:

Group:

Examiner:

For:

ssa H. Bowler

tember 1

582,672

NON-VOLATILE MEMORY CIRCUIT USING

1990

FERROELECTRIC CAPACITOR STORAGE ELEMENT

RECEIVED

Honorable Commissioner of

Patents and Trademarks Washington, D.C. 20231

JUL 1 1 1991

GROUP 230

Dear Sir:

DECLARATION OF RICHARD H. WOMACK

I, Richard H. Womack, of 9521 Academy Hills Drive, Albuquerque, New Mexico 87111, do hereby declare that all statements made of my own knowledge are true and that all statements made on information and belief are believed to be true, do hereby declare as follows:

I became a full-time employee of Krysalis Corporation, Albuquerque, New Mexico, on or about July 5, 1986, and that my title at that time was Design Manager. I reported to Mr. Joseph T. Evans, Jr., a joint inventor of the subject matter of the above-captioned patent application.

> inereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner of Patents and Trademsska,

Julv 8. Washington, D.C. 20231 on

(Date of Deposit)

Roger N. Chauza, Req. No.

Name of applicant, assigne

Date of Signature

DECLARATION OF RICHARD H. WOMACK - Page 1

- 2. My responsibilities at Krysalis were the design and development of semiconductor memory circuits incorporating ferroelectric material as non-volatile storage elements.
- 3. I am a joint inventor named in the above-captioned patent application.
- 4. I worked in concert with and collaboration with Joseph T. Evans, Jr., and William D. Miller, the other named joint inventor, and other Krysalis personnel in the design, development and testing of semiconductor circuits employing ferroelectric material.
- 5. One of my initial responsibilities at Krysalis was the development of a "TD01" semiconductor test wafer having various test circuits. One test circuit was a 2x2 array of non-volatile memory cells providing the non-volatile storage of data states using ferroelectric capacitors. The first developmental effort that I undertook at Krysalis was the generation of data which was to be used by outside vendors to fabricate a mask set so that various semiconductor and thin film processes could be carried out to actually make the various test circuits within the silicon material of the TD01 test wafer.
- 6. About 15 masks, or so, were required to fabricate the silicon CMOS transistor test circuits and integrate the same with the ferroelectric capacitors. An outside vendor (Orbit Semiconductor, Inc.) utilized a number of the masks to fabricate the semiconductor transistors and circuitry

into the silicon wafers, while the remaining masks were utilized by Krysalis Corporation to form the ferroelectric capacitors on the wafers and to form interconnects to the transistor circuits.

- 7. Starting some time in about August, 1986, I gave consideration to the various test circuits to be fabricated within the TD01 semiconductor test wafer, and commenced preparation of a nine-track magnetic tape, the data of which was in a GDSII format and which identified the various coordinates of the mask features of the circuits and capacitors to be formed in the silicon wafer.
- 8. It took me about nine weeks to produce the nine-track tape with the X-Y coordinates of each feature, of each mask layer, using the computer assisted drafting (CAD) facilities at the University of New Mexico, at Albuquerque. The nine-track tape was subsequently delivered to Orbit Semiconductor, 1230 Bordeaux Drive, Sunnyvale, California. It is believed that Orbit Semiconductor provided another vendor, Master Images, Inc., with data to actually fabricate all the masks of the set.
- 9. It is believed that Master Images, Inc. of San Jose, California, did the mask generation work for Orbit Semiconductor. Orbit Semiconductor then received the masks from Master Images and proceeded with semiconductor processing techniques to fabricate the test circuits within a silicon wafer of 4" diameter.

- 10. Mr. William Miller's Declaration, which is believed to accompany this material, includes documents which verify the ordering and receipt from Orbit Semiconductor of TD01 wafers described herein.
- 11. After Krysalis received the TD01 wafers from Orbit Semiconductor, further processing was carried out by Krysalis with the remaining masks made by Master Images to deposit the ferroelectric dielectric material, barrier and insulating layers, capacitor plate layers, and other layers on the wafer, and pattern the layers to define capacitors connected to the various CMOS test circuits. The integration of the thin film ferroelectric capacitors with the silicon transistor circuits in the TD01 wafer comprises a non-volatile memory circuit.
- 12. Mr. Leo Chapin's Declaration which is believed to accompany this material, verifies that the ferroelectric material was deposited on various TD01 semiconductor test wafers in November of 1986.
- 13. Exhibit A attached hereto is a schematic drawing of a TD01 ferroelectric memory array that was integrated according to my nine-track tape data into TD01 semiconductor wafers by Orbit Semiconductor. I designed this TD01 memory circuit of Exhibit A as a versatile test device. In other words, the memory array can function as two complementary memory cells with two transistors and two ferroelectric capacitors per cell, or as four, single-transistor, single-capacitor cells, depending on the manner in which the array is externally connected.

For example, transistor M1 and ferroelectric capacitor I14 comprise a first cell having a word line connected to chip pad 1 and a bit line connected to chip pad 6. A second cell comprises transistor M2 and ferroelectric capacitor I19 sharing the same bit line as the first cell, but having a word line connected to chip pad 12. A third memory cell comprises transistor M3 and ferroelectric capacitor I6 having a bit line connected to chip pad 2, and sharing a word line with the first cell. Lastly, a fourth memory cell comprises transistor M4 and ferroelectric capacitor I5 sharing a word line with the second cell and sharing a bit line with the third cell.

With this arrangement there is an array of four ferroelectric memory cells that can be individually written or read with data. The array can further be considered as having two rows and two columns of cells; transistors and associated capacitors M1/I14 and M3/I6 being in one row having a common word line at chip pad 1, and M2/I19 and M4/I5 being in a different row having a common word line at chip pad 12. Transistors and associated capacitors M1/I14 and M2/I19 form one column with a common bit line at chip pad 6, while M3/I6 and M4/I5 form another column of cells with a common bit line at chip pad 2.

The top plates of each of the ferroelectric capacitors is connected to a respective one of the transistors which are driven into conduction by a signal on one of the word lines. A bottom plate of each of the ferroelectric capacitors is connected to a plate, or drive line.

Particularly, the bottom plates of ferroelectric capacitors I14 and I19 are connected to a common plate line at chip pad 7. The bottom plates of ferroelectric capacitors I5 and I6 are connected in common to a plate line at chip pad 9. Each ferroelectric capacitor of the memory array of Exhibit A can

be individually connected between a plate line and a bit line by a respective switching transistor.

The ferroelectric memory circuit of Exhibit A further includes a transistor M8 and a transistor M7 for forcing the bit lines (pads 2 and 6) to desired states for writing data into the memory cells.

Transistors M5 and M6 are connectable to function as source followers to provide analog outputs from the bit lines when the memory cells are read. There are a total of eight transistors in the memory circuit of Exhibit A.

14. The TD01 test die therefore includes non-volatile memory circuits employing ferroelectric capacitors and CMOS transistor switching circuits comprising a 2x2 array which can be configured as four single-transistor, single-capacitor cells, or as a pair of complementary memory cells each having two switching transistors and two ferroelectric capacitors.

The TD01 test die further included a separate structure having a "Shadow Ram" type of non-volatile memory with a latch capable of storing data in a volatile manner, and a pair of capacitors coupled to the latch for storing the data in a non-volatile manner.

All three types of non-volatile ferroelectric memory cells were developed by Krysalis on the TD01 test die by having an outside semiconductor foundry process silicon wafers to form CMOS transistor circuit of my design thereon, and thereafter Krysalis further processed the wafers to form the ferroelectric capacitors connected to the transistors.

While the monetary and personnel resources of Krysalis did not allow the concurrent development of all three types of non-volatile memory circuits, it is believed that Krysalis chose to pursue the development of my complementary

ferroelectric capacitor memory cell as such type of cell produces a differential read-out signal that can be reliably sensed by a differential type circuit.

- 15. Exhibits B, C and D are xerographic copies of three of the many glass masks utilized by Krysalis in fabricating the ferroelectric capacitors on the TD01 wafer. The Exhibits B, C and D also include xerographic copies of the front and back labels of the carrying cases of the respective glass masks. These three masks, as well as others, were made by Master Images, Inc., 2235 Zanker Road, San Jose, California, on or prior to the various dates which are shown on the back label of the carrying cases. The mask of Exhibit B, for example, layer "30-BEL" is the particular mask for fabricating a bottom electrode of the ferroelectric capacitor on the semiconductor wafer.
- 16. The glass mask carrying case shown by the xerographic copy of Exhibit B also illustrates at the bottom right hand thereof a label with entries checked and dated to indicate compliance according to various quality checks. It is believed that the quality checks were conducted on the masks by Master Images personnel. As noted on the back label, various quality checks are dated "10-5-86".
- 17. Exhibit E is a copy of a document that identifies the various test structures on each die of a TD01 semiconductor test wafer. Although Exhibit E is undated, I prepared this document after the design and layout of the circuits of the TD01 test device in late 1986. Page 7 of Exhibit E illustrates the layout of the test structures of each die of a TD01 wafer. Page 8 of the exhibit, together with pages 1-6, identify the location on the die of each of

the test structures. Test structures 1-7 identified as C100a, C100b, C20a, C20b, C5x9a, C5x9b and C5x9c are each 2x2 arrays of memory cells structured like the schematic of Exhibit A hereof. Each 2x2 array differs from the others by the size of the ferroelectric capacitors. Many identical die are formed on the face of each TD01 silicon wafer.

18. Exhibit F is a much-enlarged copy of photographs of the 2x2 array test structure (CBIT) formed on each die of the TD01 test wafer. The top photograph copy shows the entire die of the TD01 test wafer, while the bottom photograph of Exhibit F shows the bottom left 2x2 array of the die, identified as "C100a" in Exhibit E.

The bottom photograph copy of the 2x2 array shows a four quadrant structure between the top six contact pads and the bottom six contact pads. The right hand pair of square structures are ferroelectric capacitors corresponding to capacitors I19 (top) and I14 (bottom) of the memory array of Exhibit A. The left hand pair of square structures are ferroelectric capacitors corresponding to capacitors I5 (top) and I6 (bottom) of the memory array of Exhibit A.

19. Exhibit G attached hereto are xerographic copies of pages from my Krysalis engineering notebook. On September 29, 1986, I entered Figs. 1-3 on page 4 of my engineering notebook, with a description thereof on page 5 and waveforms identified as Fig. 4.

The drawing of Fig. 3 in my engineering notebook of Exhibit G is a non-volatile ferroelectric memory array with two individually accessible cells. The upper memory cell of transistor M1 and ferroelectric capacitor C1 has a word line WL1 and a bit line DL2. The bottom cell has a transistor M2

and a ferroelectric capacitor C2, a word line WL2 and shares the same bit line DL2 as the top memory cell.

The memory array of Fig. 3 of Exhibit G includes two non-volatile ferroelectric memory cells, each including a ferroelectric capacitor and a switchable device located in the cell. Each ferroelectric capacitor can store two polarization states corresponding to two binary logic levels. Particularly, each ferroelectric capacitor can store a P1 or P0 polarization state, as noted in Fig. 2 of Exhibit G which illustrates a characteristic hysteresis loop of ferroelectric capacitors.

In order to select the top memory cell of the array of Fig. 3, a signal is applied to the top word line WL1 to select the top memory cell and turn on the switchable device M1 located within the selected memory cell. When the switchable device M1 is driven into conduction, the bottom plate of the ferroelectric capacitor C1 is connected to the bit line DL2. The signal on the word line is shown in Fig. 4 of Exhibit G as WL1 which is at a logic high level during the read and restore sequence.

While the switchable device M1 is turned on by the application of the word line WL1 signal, a non-zero voltage is applied to the top plate of the ferroelectric capacitor C1 on the drive line, labeled DL1 in Fig. 3. The signal applied to DL1 is also shown as a non-zero voltage in the waveform of Fig. 4. As further noted in Fig. 4, the application of the non-zero voltage to the top plate of the ferroelectric capacitor C1 causes an electrical charge to be dumped onto the bit line DL2. In order to determine whether a polarization state P1 or state P0 was initially stored in the ferroelectric capacitor C1, the signal developed on the bit line DL2 is compared to another signal to thereby determine the logic state of the stored data. This step is

carried out during the time noted in Fig. 4 as "sense amplifier". Sense amplifiers have been routinely utilized in DRAM type of memories for comparing bit line signals to other signals to determine whether the read-out signal corresponds to one data state or another. As noted in my handwritten description on page 5 of Exhibit G, there is noted "One method of detecting this charge difference would [be] to charge a capacitor C_s with it, causing a change in voltage V_s and then sensing the voltage change."

The voltage on the drive line DL1 is terminated first, as noted in Fig. 4, and thereafter the signal on the word line WL1 is terminated.

The restoration of the polarization state in the ferroelectric capacitor occurs in a sequence during which time both the drive line DL1 and the word line WL1 are high and another time in which the drive line DL1 is low and the word line WL1 is high. The first time in the sequence restores the P1 state in the ferroelectric capacitor, whereas the second time in the sequence restores the PO Such sequence of time periods are labeled in Fig. 4 of Exhibit G as "Restore 1" and "Restore 0". During the time in which the ferroelectric capacitor is restored to either a P1 or P0 state, the word line WL1 signal remains high to keep the switchable device turned on. The restore operation restores the ferroelectric capacitor to the polarization state existing prior to the read operation, regardless of the logic state.

20. In the latter part of 1986, I commenced the design and layout of a ferroelectric memory, known internally at Krysalis as either the "512ECD" or the "ECD512". The ECD512 device was to have a 64X8 array of ferroelectric memory cells, each of the type being similar to the cells shown in

Fig. 11 of my engineering notebook. Each memory cell was to be of a complementary type, having two ferroelectric capacitors and two access transistors connected to complementary bit lines. The CMOS transistor circuits of the ECD512 test device were fabricated by an outside semiconductor wafer vendor, and then further processed at Krysalis for applying the ferroelectric material thereto to form the non-volatile storage capacitors connected to the transistor circuits.

- 21. Exhibit H is a document dated April 8, 1987, that was prepared at Krysalis to describe the functions of the chip sufficiently to enable others to test the chip. 1-3 of Exhibit H show the pin out of an ECD512 chip package and the electrical name of each terminal. The pin out of the chip package is shown on page 3 which is dated November 6, 1986. Pages 14-16 of Exhibit H illustrate the test connections and pin out arrangement to conduct tests on an unpackaged ECD512 chip by accessing the bond pads with a microprobe test device. This exhibit includes certain ones of my hand-drawn electrical circuit schematics and layouts of the ECD512 non-volatile ferroelectric memory. drawn schematics represent my finalized circuit design of the ECD512 non-volatile memory.
- 22. Exhibit I comprises a number of copies of sheets that I prepared while at Krysalis during my circuit design of the ECD512 ferroelectric memory. I finalized the circuit design of the ECD512 non-volatile memory at least in February, 1987, as noted by the dates that I entered on the circuit schematics of Exhibit I. Exhibit I is entitled "ECD512 Schematics" and the frontal sheet is dated

"2/21/87", which represents the date my circuit design of the ECD512 ferroelectric memory was completed.

Page 3 of Exhibit I is dated February 2, 1987, and is my hand drawn block diagram of the ECD512 ferroelectric memory.

Page 4 of Exhibit I is dated January 2, 1987, and is my hand drawn electrical waveforms which, when applied to the ECD512 ferroelectric memory chip, cause a simultaneous read operation of eight complementary memory cells.

Page 5 of Exhibit I is dated February 7, 1987, and is my hand drawn block diagram of address decoders used for ECD512 drive line and word line decoding to access specific complementary memory cells of the array.

23. Page 6 of Exhibit I is dated February 19, 1987, and is my hand drawn diagram of an ECD512 drive line decoder which more specifically shows the decoding scheme to decode one of 64 drive lines of the array.

Page 7 of Exhibit I is dated February 7, 1987, and is my hand drawn circuit schematics of an ECD512 DX factor generator for decoding the drive lines of the memory device.

Page 8 of Exhibit I is dated February 7, 1987, and is my hand drawn circuit schematic of an ECD512 X factor generator for decoding both the drive lines and the word lines of the memory array.

Page 9 of Exhibit I is dated February 17, 1987, and is my hand drawn circuit schematics of the ECD512 word line decoder for decoding addresses and selecting specific word lines for accessing the memory array.

Page 10 of Exhibit I is dated February 17, 1987, and is my hand drawn circuit schematics of the ECD512 drive line decoder for selecting one of the drive lines of the ferroelectric memory array.

Page 11 of Exhibit I is dated February 1, 1987, and is my hand drawn circuit schematic of the ECD512 for activating the sense amplifiers of the memory device.

Page 12 of Exhibit I is dated February 7, 1987, and is my hand drawn circuit schematics of the ECD512 input buffers for control signals of the memory device.

Page 13 of Exhibit I is dated February 2, 1987, and is my hand drawn circuit schematics of the ECD512 input buffers for the drive line enable signal, word line enable signal, and output enable signal.

Page 14 of Exhibit I is dated February 2, 1987, and is my hand drawn circuit schematics of the ECD512 circuit for disabling the sense amplifiers of the memory array and to discharge the bit lines after reading of the ferroelectric memory cells.

Page 15 of Exhibit I is my hand drawn and undated circuit schematic of an address interface circuit for receiving addresses at the input of the 512ECD ferroelectric memory device.

Page 16 of Exhibit I bears my handwritten date of "2/20/86." This date is in error and should be "12/20/86."

Page 16 of Exhibit I constitutes my hand drawn schematics of a sense amplifier for sensing signals on the complementary bit lines of the array to determine the state of the data read from a selected one of the complementary ferroelectric memory cells. The sense amplifier is substantially identical to Fig. 13 of the patent application captioned above. Also shown on page 16 is a diagram of how the sense amplifier is connected to the other memory circuits.

Page 17 of Exhibit I is dated January 31, 1987, and is my hand drawn circuit schematics of the ECD512 circuit for allowing connection of additional capacitances to the

complementary bit lines. This circuit also connects source followers to the bit lines for obtaining analog readings.

Page 18 of Exhibit I is dated February 14, 1987, and is my hand drawn circuit schematic of the ECD512 output buffer which provides a latched output of signals read from the ferroelectric memory array.

Page 19 of Exhibit I is dated February 17, 1987, and is my hand drawn circuit schematics of an input buffer for data signals input from test equipment to the ECD512 device.

- 24. Exhibit J includes a copy of my hand drawn circuit schematics, dated November 4, 1986, of a sense amplifier of the type utilized in sensing complementary bit line voltages in the ECD512 memory. Exhibit J also includes my hand drawn waveforms of a read/modify write operation of the ECD512 memory. According to this memory operation, the memory can be read according to an address, and other data can be written in the same address location during the same memory operation.
- 25. I was also responsible for the layout of the various circuits of the ECD512 memory which were to be fabricated on a silicon wafer. The layout of the 512ECD circuits could only be completed after the circuit design was completed.

I recall that it took me 9-10 weeks to generate the layout of the circuit elements or components of the ECD512 memory, in a GDSII format, on an 9-track magnetic tape. This effort was started by me and Chris Hatcher at the University of New Mexico, using their computer-assisted drafting (CAD) equipment, and completed at Krysalis when appropriate equipment was received. The 9-track tape having the ECD512 memory layout data was then used by an outside

vendor to generate numerous wafer processing masks. Various of these masks were used by an outside semiconductor foundry to fabricate the CMOS transistor circuits within a semiconductor wafer. Other of the masks were utilized by Krysalis in forming the ferroelectric capacitors on the ECD512 test wafer, in electrical connection with the CMOS transistor circuits.

- 26. Exhibit K attached hereto is my letter to Mr. Ben Fong, of Orbit Semiconductor, Inc., an outside semiconductor foundry. The letter identifies the information on the 9-track tape for fabricating the various masks. I recall sending this letter to Mr. Fong some time in March of 1987.
- 27. Master Images, Inc. of San Jose, California, did the mask generation work for Orbit Semiconductor. Orbit Semiconductor then received the masks from Master Images and proceeded with semiconductor processing to fabricate the ECD512 transistor circuits within silicon wafers.
- 28. Mr. William D. Miller's Declaration, which is believed to accompany this material, includes documents which verify the ordering and receipt from Orbit Semiconductor of ECD512 test wafers.
- 29. Exhibits L, M and N are xerographic copies of three of the many glass masks utilized by Krysalis in fabricating the ferroelectric capacitors on the ECD512 wafers. The Exhibits L, M and N also include xerographic copies of the front and back labels of the carrying cases of the respective glass masks. These three masks, as well as others, were made by Master Images, Inc., 2235 Zanker Road, San Jose, California, on or prior to the various dates which

are shown on the back labels of the carrying cases. The mask of Exhibit L, for example, is used in forming a "7-CO" contact layer of the ECD512 test wafer.


- 30. The xerographic copy of the carrying case label of Exhibit L illustrates at the bottom right hand thereof, a back label with entries checked and dated to indicate compliance according to various quality checks. It is believed that the quality checks were conducted on the masks by Master Images personnel. As noted on the back label, various quality checks were dated "3-23-87". Quality inspection dates believed to be entered by Master Images personnel on the carrying cases of Exhibits M and N are "3-24-87" and "3-24-87", respectively.
- 31. I tested the ECD512 non-volatile memory chip at Krysalis, using a computerized test set manufactured by Mosaid. After power was applied to the chip I connected an address generator to the six address inputs of the ECD512 chip to selectively access one of 64, 8-bit memory locations.


In designing the test ECD512 non-volatile memory, I included output circuits which provided a digital output of memory. I also provided for on-chip analog circuits so that I could externally evaluate analog signals carried on the internal complementary bit lines of the memory. I recall that during the month of April, 1987, an ECD512 memory chip was tested, but did not operate satisfactorily. A correction to the layout was made, and revised chips were tested in May, 1987, and showed satisfactory operation. As a result of such testing, I concluded that the ECD512 test chip adequately worked for its intended purpose.

I further declare that all statements made herein of my own personal knowledge are true and that all statements made on information and belief are believed to be true; further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment or both under § 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the abovereferenced application or any patent issuing thereon.

Dated: July 3, 1991 Richard H. Womack

TDØ1 CELLS AND SOURCE FOLLOWER MODULE





Master Images, Inc., 2235 Zanker Rd. San Jose, CA 95131 (408) 262-6275

CUSTOMER: ORBIT

cleaned 3/25

DEVICE: TD01

LAYER: 30-BEL

ROM OFTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 71760

P.O.# 9284


AUDITOR: (MI) ETE. DATE: 4K6J

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.

بر ماسا، سا	·		· •:··		
	ACC	REJ	DATE		
MQA 4 KWJ	3		<u>10-5</u> 86		
NOMIMAL 9.15 +/25					
PRIMA	PRIMARY		TEST PATTERN		
9.24 9.1 9.19 92 9.23 5.2	2919				
	ACC	REJ	DATE		
СОМР	42		10-536		
21 KĽA NEC	ALA AJA		10-6-86		
SHIP			10/6		





Master Images, Inc., 2235 Zanker Rd.
San Jose, CA 95131 (408) 435-8335
CUSTOMER: ORBIT

DEVICE: TD01

LAYER: 33-SIN

ROM OPTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 71760

P.O.# 9284


AUDITOR:

STEP DATE: 6K60

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.

REJ DATE ACC MQA NOMIMAL 7/50 +/-. 250 PRIMARY TEST PATTERN 7.13 7.13 7.13 7.14 7.10 7.14 7:12 7:14 7:13 ACC **REJ** DATE COMP 10/7/86 21 KLA 10-7-86 **NEC** SHIP



Master Images, Inc., 2235 Zanker Rd. San Jose, CA 95131 (408) 262-6275

CUSTOMER: ORBIT

DEVICE: TD01

LAYER: 1-NW

ROM OPTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 71760

P.O.# 9284

AUDITOR: (18) STEP DATE: 4K6M

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.

	ACC	REJ	DATE	
MQA	8	-	10/5/H	
TP 3.650 .300 NOMIMAL 2.650 +/- 250				
PRIMARY		TEST PATTERN		
2.55 2.52 25V		387		
2.50 250 252		3.91	3.18	
2.51 2.50 2.53		387		
	ACC	REJ	DATE	
СОМР			105.86	
21	W.			
KLA			50186	
NEC			MA	
SHIP	_33)		10/6/82	

List of Test Structures for TD01

Starting at lower left

1. c100a

 2×2 array with source followers of 100×100 FES capacitors (cap100) with bond pads on the sense nodes

PIN #	Function
1	WL1
·2	Sense node 1
3	Source 1
4	Vcc for Source followers
5	Source 2
6	Sense node 2
7	VD2
8	Data 2
9	VD1
10	Data 1
11	Write control
12	WL2

2. c100b

same as 1. except a two x sense capacitor on each sense node Pin numbers 2 and 6 would go to ground

3. c20a

same as 1. except with 20 x 20 FES capacitors (cap20)

4. c20b

same as 3. except having a 5x sense capacitor on each sense node Pin numbers 2 and 6 would go to ground

5. c5x9a

same as 1, except the capacitors are 5×9 (cap 5×9)

6. c5x9b

same as 5 except having a 4x sense capacitor (parasitics matter here)

7. c5x9c

same as 5 except having only parasetic sense capacitors

8. ctran1

4 nchannel transistors

100/ 11 with minimum SIN opening around contact Pins 1= drain 2=gate 3=source

100 / 100 made for probing before metal Pins 4=drain 5=gate 6=source

100 /11 with maximal SIN opening around it and used in 2 x 2 arrays
Pins 12=drain 11=gate 10=source

7/3 minimum transistor used in 2 x 2 arrays Pins 7=drain 8=gate 9=source

9. ccap1

8 FES capacitors

 5×9 (cap 5×9) same as used in most 2×2 arrays Pins 1, 2

100 x 100 over poly stripes Pins 3, 4

100 x 100 over contact N diff to test junction spiking Pins 5, 6

 20×20 (cap20) same as use in the 2×2 arrays Pins 7, 8

100 x 100 (cap100) same a used in the 2 x 2 arrays Pins 9, 10

300 x 300 (cap300) Pins 11, 12

 5×9 (cap 5×9) with small probe pads

 20×20 (cap20) with small probe pads just above the 5x9 with small probe pads

10. ccap2

4 x 4 array of 20 x 20 capacitors Pins Y= 1, 2, 3, 4 X= 9, 10, 11, 12

alfes2 - structure for investigating the effect of AL on the capacitor characteristics. This stucture has capacitor stripes with AL contacting FES maximally near the capacitor edges. Pins 5, 8

alfes1 - same as alfes2 except AL does not come in contact with FES Pins 6, 7

11. cmin1a

 2×2 array with source followers of 5×9 FES capacitors (cap5 $\times 9$) with bond pads on the sense nodes same pins as 1.

- 12. 4 minimum capacitor test structures with continuous FES,3 capacitors each
 - a. 5 x 5 with 5u spaces and continuous TEL
 - b. 3×3 with 3u spaces and continuous TEL
 - c. 5 x 5 with 5u spaces and continuous BEL
 - d. 3×3 with 3u spaces and continuous BEL

12. cmin1b

some as cminta except minimal capacitance on sense nodes

13. cmin2a

same as cmin1a except metal1 does not come in contact with FES cap5x9b was used

14. cmin2b

same a cmin2a except with minimal capacitance on the sense nodes

15. cmin3a

same a cmin2a except the capacitors have TEL spaced 5u apart with continuous FES

16. cmin3b

same as cmin3a except with minimal capacitance on the sense nodes

17. ctran2

P-channel transistors

100/3 (pt100x3) Pins 1 = drain, 2 = gate, 3 = source

100/100 (probp)

Pins 4 =source and nwell contact, 5 =gate, 6 =drain

7/3 (minp) Pins 7 = drain, 8 = gate, 9 = source

100/11 (passp) Pins 10 = drain 11 = gate, 12 = source

18. ctran3

N-channel transistors

100/3 (t100x3) Pins 1 = drain, 2 = gate, 3 = source

 $2 \times 100/3$ (twostr) Pins 4 = drain, 5 = gate, 6 = source

100/3 field transistor (tfield) Pins 7 = drain, 8 = gate, 9 = source

100/3 (t100x3) orthognal to the transistor of pins 1,2,3 Pins 10 = drain, 11 = gate, 12 = source

19. serp

Comb and serpentine metal 1 structures

Metall over FES and BEL also used for 4 point resistance measurement of metall resistance; number of squares is 110 Pins 1 = Comb, 2 = serp sense1, 3 = serp drive1, 11 = serp sense2, 12 = serp drive2

Metall over poly stripes
Pins 4 = serp1, 9 = serp2, 10 = comb

Metall over field Pins 6 = serp1, 7 = serp2, 8 = comb

20. slatcap

3 latteral capacitance structures with two comb structures each

- a. BEL only Pins 1, 12
- b. BEL and TEL coincident Pins 2, 11
- c. TEL only Pins 3, 10

21. cbit

ð. `	l bi	t me	mory
------	------	------	------

Pin	Function	
1	Data	
2	Write	
3	PHI2	
4	DATA BAR	
10	VCC	
11	PHI1	
12	GND	

b. Heater structure


100 x 100 capacitor over a poly stripe/resistor/heater Pins 5 = top electrode to cap, 6 = poly cont #1, 7 = bottom electrode, 8 = plot cont #2

22. ccapmos


MOS capacitance structures

- a. pcap2 N-channel transistor with 20 200/10 stipes and a guard ring
 Pins 1 = gate, 2 = all drains, 5 = poly guard ring
- b. pacp4 same poly as pcap2 i.e. no Ndiff Pins 3 = poly, 5 = guard ring
- c. pcap1 square poly to substrate capacitor over 200×200 gate oxide Pins 6 = poly, 5 = guard ring
- d. pcap3 same as pcap1 except over field (the area is more than 200×200) Pins 4 = poly, 5 = guard ring


- e. gated2 gated diode with 20 200/10 poly gate stripes Pins 8 = guard ring
- f. gated 1 gated diode with 200 x 200 poly gate area Pins 11 = guard ring
- 24. Bill Shepard's DECTAK and alignment structure




a.A.y.g.n.o	slatcap slatcap_0	cmin3b cmin3b_0	crain 1 b 3 0 cmin 1 b _ 0	ctran1 <i>ctran1_0</i>	c20b c20b_0
10s_0	serp serp_0	cmin3a cmin3a_0	cmin1a	c5x9c c5x9c_0	c20a c20a_0
ccapmos ccapmos 0	ctran3 ctran3_0	cmin2b $cmin2b_0$	ccap2 ccap2_0	c5x9b c5x9b_0	c100b c100b_0
cbit cbit_0	ctran2 ctran2_0	cmin2a cmin2a_0	ccap1 ccap1_0	c5x9a c5x9a_0	c100a




seven 2x2 arrays



2x2 array C100a CMOS voltage Traslation Circuit for use with Multi Power supply System





Necessary conditions for speration!

- 1) Ions C VINI = V, > Iony C Out2 = Ov
- 2) Switching throshold of Caros 2 i.e. Moome must be less than Vi

Richard H. Wonash 9/29/86

Ferreledric Memory Cell with I capastor and I tronsistor

Viell Follow ferroelectric capaciton (FBS)

Viell Follow ferroelectric capaciton (FBS)

When I was proper to the service of th

OLI

WL2 VI MI

Order

OLL

WL2 SM2

Vs T Cs (Serse Capacitor)

F153

Assumins an N-channel Mos transitor

We it there are Normally Low to hold transistors MIT M2 "off." Copacitors CI + C2 have been "polor: 200" to either PI or Pp, where PI + Pp represents data storage. The FES capacitors have the property tath that if the voltage across the capacitor changes from Viell to to Viel Vp that from position Pd, (Ps-Pp) Area is the amount of charge that has moved to to or from the capacitor. (cont. Next page)

Richard H. Wandle 9/29/86

د ل ما .

d:

40

an

wo.

a

v.l

sta.

gue

cap

4 -

DL.

WL

DL.

I+ 04.

(10.

mally metale ps

F Ven

Thus, if the capacitor was palarized to P1 the charge moved would be $(Ps-P_1)A$. Therefore, the difference between a stored "1" and a stored "0" would be $(Ps-P\phi)A - (Ps-P_1)A = (P_1-P\phi)A = the anant of charge difference.$

One method of detecting this charge difference would to charge a capacitor Cs with it, causing a charge in voltage Vs and then sensing the voltage charge. This sense capacitor could, in addition to standard semiconductor capacitories, be made out of F5. Such that the ratio of the cell capacitor and the sense capacitor would track over processing and temperature. A set of typical timing segmence is shown in fig. 4,

DL1

WH1

DL2

Prickeye / Gardise

Fig. 4

Prickeye / Gardise

Prickeye / Gardise

Prickeye / Gardise

Prickeye / Gardise

It is important that Node V, is prechanged to the same as

DL1 because a Q volts are desired across C, while it is not addressed

so that when it is addressed it starts out at Pd or P.

((ontinued west page)

Robert H. Word 10/1/86

n1 + to torage.


Lo

1/29/86

It is also imported that V, is precharged to the some voltage that the substrate is biased, because of the junction leakage on the node would gradually discharge the rode to the substrate level or 1 VT below W12 (which even is higher) is the cell were not addressed for long periods of time. This would cause a Voltage to develope across the copocitor C, and potentially write disturbe the data that had been written into the cell i,e, a d would go to a 1. This would not be as large a poolian if the cell vere è:the in storage or being cyclod frequently.

One of the major problems with a cell configurations of this sont is devoloping a reference voltage that tracks (Pi-Po)A (s over processing, temperature and fatigue of the eel capaciter.

2) 2 cells perbit Archetocture



Richard H. Wonal 10/1/86 (Continued next pry)

. B∠1

042

OL1

BL 1

WL:

011


062

ガレ引

311

WL1

This archete ture doubles the signal size, provides a reterence signal from a cell with the some processing a temperature characteristics. The humber of cycles of the 2 cells of each bit is also the some. The fatigue characteristics should track to some extent also. Two timing sognences for this arrangement are shown in Fig 6a + 6b. Assuming a 1 writterinto the bit.



041 042 841 821

F15 6 6.

Rebuil H. Worner 10/2/86

of change

h even

riods

دءه

10 to

e4

~ s

tracks

4

Fig 6 a 1s very similar to to Fig. 4 with the exception of being applied to a 2 cell bit. In this scheme DLI +DL2 behave exactly the Same and thus con be tied together. This shorting could be taken advantage in the layout and result in less area per bit than the Fig. 66 schome. The timing scheme in Fig 66 decomplishes the restore of the 1+4 simal taneously and could in a faster read/restore cycle time.

3) Disturbe Problem and Possible Sollutions




Fig. 7 shows the parasitic junction diodes on the drains of the transistor. The diode on node V, to substrate represents a parasitic capacitonce to substrate also. When DL suitches from Low to Hi node V, couples Hi (assuming the cell is unaddressed and WL is Low) depending on the capacitor devilor between C, and DSI. Ci, being a ferroelectric capacitor, can have a value of Reilect H. Noner 10/3/86. (Continued met pg.)

As and and Thi

amou total

that

"on"
decr
decr
high

100 times that of OSI, but a small DV can develope across C1. This DV is proportional to the swing on Of and dependeral on the capacitance vortro.

aster.

Fig. 10

As shown in Fig. 10 if the capaciton is polarized to Pd and small OV is applied in the positive direction and then to Kan to Viel Some polonization may be lost. This assumes that there is no threshold voltage at in that below which there is no polarization losson or that DV is greater than the threshold. It a small amount of polarization is lost every cycle them the total (or at loust /2) the polarization is lost.

Fig. 8 shows a circuit that may help. Ma is turned "on" when the cell is unaddressed. Mz effectively decreases the impedance of C, such that OV is decreased also. M2 however, is not as effective at high slew rates on DL and also requires unother signal Kilos) + Would 10/3/80

suld

stone

450-

to be generated (WL).

Fig. 9 shows another solution where the capacitor L1 is isolated from DL while the cell is not addressed. Also, notes V, +V2 look very similar as for as parasitics to 3 ubstrate are concerned. Thus, The noise from substrate would have a tendency to be more common mote. The circuit in Fig 9 would decrease the OV by several orders of magnitude compared to Frz. 7. The dis advantage here (as in Fig 8) is the addition of another transister per cell. Fig 8+9 can also be used in the 2 cells per 61t archecture.

4)

DL 3

WLI

VI

DC2

WLI

VI

Seria

Amp

T GS2

Relval H. Woman 10/3/86

sc a di an dev i.e.

ant.

74a

Ea

ím,

7

C

di

lery


8+9

Fig. 11 shows an alternat 2 bit cells per bit archeoture (can also be used in I coll per bit scheme). In this schome DL1 is parallel to Well instead of being parallel to BLI. What this implies is that OLI only swith. Shitches when WII is addressed and thus avoiding the disturbe problem ment toned earlier when DLI suitched (Fig 5) and WIA did not . ie the DIS only go to cells that we addressed simultaneously and do not distarbe those that are not addressed. This Schene is not as good as that shown in Fig 9 from a disturbe stand point because OLL and tot Vits do not have similar substrate, or layout characteristics and thus is more likely to have a difference voltage develope across C1. The swigs on DL1 (when unaddressed) i.e. voise should be at least an order of magnitude 1263 than in the Fig 5 schone and thus the OV developed should be that much less. The scheme of Fig 11 has the advantages over Fig 8 that it is more effective does not require an extra Bignal and or anothe transister. Fig 11 is has tes fener transistan than Fig 9 is Not as effective but has better Eastching characteristics because it has more 1ess impedance in the DLI path and less capacitance on Whi. Richard H. Women's

is shown in Fig. 12. Assuming a "1" written into Stailer to ba.

DL 1 WL1. BL1 ._ BL1 0-

Fig 12



If a capacitor polarized to PI at Vcell = 0 is taken to Veell=+Vp it should eventuall return to P, Cdis regarding fatigue). If a capacitor is polarized to Pd is taken to Rulaid H. Word 10/7/86

46

アム

10

tho

DLI

WLI

Thi


P

fa:

2.

٠-رح

Very = + Vo and then back to Very = 0, it should then have polaritation PI. The change in polarization in this case is Pi-Pq. This is the same saids the change differential when both cases were just taken to to. Further more, if a capaciton polarized at Pi 15 taken to any positive voltage and then taken back to Veel = 0, the polarization should return to P. Thus a capacitor in a P1 state does not need full Vo drive to be restored. The timing in Fig. 12 can become that in Fig. 14.



This timing sequence has the advantage that if the P. vs Vcell conver of C, and C2 did not fatigue then the differential would not Rubod It Women's 10/7/80

because the capacitor at P, would cancel himself out and the copaitor at PA would determine the differential. The disadvantage is that one has to wait for DL1 to switch twice before beginning to Sense. The timing Scheme in Fog. 14 also londs it self to using one cell per bit because the resulting differentiat signal out from a PI on Pd polarization is referenced to GND is. PI polarization would lead to our some small voltage and Pd would lead to an absolute voltage of A (Pd-Pa) (sfor that capacitor. Wayne Kenny suggested the Fig. 14 timing saguence. Because there is a capacitor devider in the actual circuit between the Cell capacitor and Cs, X Not all the drive vot tose is may be across the cell capacitor during the read and thus not all of Po polarization may lead te ditterential signal. This case is shown in Fig. 13. such that the voltage across the capacitor goes to VR the back to View = 0. The polorization in this case goes to Pi and the signal to be sensed is A(P,'-Pa) Cs. The Voltage UR is determined by the ration of the cell capacitance (say (,) to 65 i.e.

\frac{V_0}{V_R} = \frac{C_1}{C_5} + 1 \ or \ V_R = V_0 \frac{C_5}{C_1 + C_5}
\]
Richard H. Womach \quad \qua

6)

BL

.

l

.

:

: 1.

1. . .

nsolf
the

is
to
the

is
to
the

is
to
the

is
to
the

is
the
the
is
the

sircuit

ring ead . 13.

12

6) Sensing Amplifiers

Because the Khorse dumping causes a distractive read a restore operation is required. This is very analogus to a DRAM operation. The voltage magnitudes could be on the same order. The distructive read implies synchronous operation. Therefore, a dynamic sen differential sense amp employing similar techniques ased in DRAMS may be used. Such a sense amp is shown in Fig. 15




Fig. 15

Fig 16 shows the revised timing of Fig 14 with the additional signals.

Equalizational signals.




Fig 16

Autan H: 7/met 10/2/86


Wayne Kenny's Sense Amp Suggestion

Fig 17


The idea is to maximize the voltage drop across the Cell capacitor by integrally the change with a different on Inventing amplifier with capacitor feed back. The hope is that the voltage on 136 would remain constant an the total change on Up would be across the cell eapacitance thus avoid ins the loss of signal shown in Fig 13 with the capacitance devider method. The trade offs have invalue the design complexity of the inventing any liter, its speed, offset, and common mode nange. If a very linear amplifier with low standby carrons, low off set and common mode range encompasing the 136 prechange voltage can be designed, then a superior sense any that can be used with a smaller input signal.

Richard H. Womal


10/7/86



Alternate Approved 1




Alternate Approach 2



3/27/27

WLDE CODE Schone



XFA, XFB, XFC use 50 Signals

My is very weak to be over ridlen by My, ms, mb

Because their gales one SV signals, My, ni YMC
Should not have as hot electron problem. Another
thing that can be done is the insurace that
XIA suitches first on that XFC suitches
lost.

Band Gap Valtoso Reference using Bipolan dieda

$$V_{0} = V_{02} - V_{01},$$

$$V_{0} = A I_{0} e^{\frac{I_{0}}{A}},$$

$$V_{0} = A I_{0} e^{\frac{I$$

Vi=V2 it Dift Amp has high gain It Ditt Amp has high impedance import. $I_{R_1} = I_{R_3} = I_{0_1} \qquad I_{R_2} = I_{02}$ $V_{R_1} = V_{R2} = I_{R1} R_1 = I_{D2} R_2$ $I_{D_1} = I_{D_2} \frac{R_2}{R}$ $\Delta V_0 = \frac{K\Gamma}{g} \ln \frac{A_1 R_1}{A_2 R_2}$


In = SV, = I KT & Az Rz

VACT = IO2 R2 + VO2 = VO2 + R1 KOVO

Vact = V02 + R1 KT lu A1R,


Voz has a regative temp coet and KT has a positive temp cost. Hus they may concel. Rulow H Womand 5/4/87

Cont-olled History Pulse Squares




Rebert H. Womet & Vogen Kenney 6/11/87

Simple Pulse Scheme



UT Offset Tollerast Sense Amp



Normal technique is represented by transistons MI, M2, M3, M4, There is a small DV between BL + BL = 100 mV to be sensed, for the normal technique, this requires that the tetal effects in the system be less than DV. The offsets is made up of capacitive in coupling in ballances and the difference in V7 between M3 xmg for the case When the BL+BL are closer to 600 than to UCC.

If the sense amp were "powered up" during a burst of radiation the transitions m3 = mg would have gotten caught in different blas states. This is likely to result in developing a relatively large (\geq 100 mV & 200) U7 difference satured m3 + mg. This would nesult in the for U7 difference on offset being read instead of correct data.

Relai H. Womer 3/9/89

I, 4, SP. of I, 50 8+ of Moyh, 5 p MI equ 0~ ·Lo, On. tha the bu o

+--

the

anp

the This

The improved method the towns components M1, 12, C1, C2 I, and I2 where C,=C2 I,=I2. During stondby 59:3 Hi and BL & BL are proches of to GND. At this time SAI, SPI one LO, SNI+ SNI are Hi. The impedences of M9 + M/O one about 2KJZ. I, + Iz are such that I, ZKA LOKOV. I, + Iz bias the sources of MI +MZ such that they are different by the difference in Us, of Mitm2. That is 14 Vry, > Vrm2 than the source of M, is biased higher by that amount. When the noming read cycle stonts Eq: staken Lo. The charge from the ferroelectric on other namely is deposited. SPI is then rompal positive. Since the transisters MI +M2 are biased at the same cupperent and they are equally AC coupled to SPI thru CI+C2, they turn ON Simultoneously with the QV determining which eve

12, 43,44

140

. . . د مدىمه

سنر gins

-464

Conducts more current and them amplifying the signed. Once the signal is amplified with MIAM greater than the potential UT offset of M3 on 4 and M50M6 then SP2 goes His and SN2 gres Lo. If the amplifia out of 11+112 is not great enough, a second pair of transistes in the same configuration can be used or the transistans M7 d M8 can be use to further amplify the signal until it is large enough to evencome the offsets at the state latch (M3, M4, M5, M6). This was the joint invantion of Richard Flores of SNL Richard 71. Would 3/9/89

Richard 71. Wonet 3/9/29

H

ECD512

DOCUMENTATION PACKET


4/8/87


ECD512


- PIN 1: VCC2 approximately 10v
- PIN 2: SFBG source follower back gate, approx. 10v gives independent control over the n-well of the p-channel source follower.
- PIN 3: TD test data, voltage used to characterize the source follower's gain. This is an analog input.
- PIN 4: TW test write enable, HI allows the voltage on TD to be put on the gate of the source follower. TW and TD are use only to characterize the source follower. TW is pulled low at the pad.
- PIN 5: D drive line control, the addressed drive line is high when this is high and low when this is low.
- PIN 6: AE word line address enable, the addressed word line is high when this is high and low when this is low. AE is pulled up at the pad.
- PINs 7 thru 12: A5, A4, A3, A2, A1, A0, row address inputs to select 1 of 64 word lines and drive lines
- 1 13: IO1, Input/Output 1, source of source follower 1
- Input/Output 2, source of source follower 2
- "IN 15: IO3, Input/Output 3, source of source follower 3
- IN 16: GND ground, substrate contact
- Input/Output 4, source of source follower 4
- IN 18: IO5, Input/Output 5, source of source follower 5
- IN 19: IO6, Input/Output 6, source of source follower 6
- In 20: IO7, Input/Output 7, source of source follower 7
- IN 21: IO8, Input/Output 8, source of source follower 8
- IN 22: GB, output enable, outputs are active when low
- IN 23: WB, write enable, write during low, inputs are latched during write.
- IN 24: S sense control, starts the sensing and restore of the data on the rising edge. The sense amps are active while held HI.
 - 25: COLC, column control, the pass gates between the sense amps and the output and input buffers are on when COLC is HI.
- PIN 26: EC, equalization control, discharges the bit lines to ground and resets the sense amps to inactive state. EC should not be HI at the same time as S.


- >IN 27: IC, isolation control, the sense amps are isolated from the bit lines when IC is low. Tied at the pad to HI.
- 28: TAP, test address pad, there are 16 source followers that pass the bit line information on to the 8 IO pads, TAP determines which 8. TAP selects BLB when HI and BL when LOW. Neither is selected if T is low.
- 'IN 29: T, test control, connects the bit lines (BL and BLB) to the gates of the source followers and enables the test addresses.
- IN 30: NC, no connect, only tied to the ESD input protection.
- 'IN 31: CAP, connects a 3x FES capacitor to the bit lines when HI. i.e. 3x the cell capacitance is added to the bit line.
- IN 32: VCC, approx. 5v.

		<u> </u>
V VILL -1		31 - VCC 18 31 - CAPU
20. TD-3		> + NL17
$\frac{22}{2} TW - 4$		TAPR
23 AE-1 11 AS-7		27 - IC 14 =6 - EC P
24 A4 - 8 BB 43 - 3		== COLC 13
1 42 -		23 - W 12
2 40 - 2		==== G M ===============================
C IOI - "		-0-I079 11-I06J
E 203 - 16		12 - 2057 12 - 204 F
	-	











WENTWORTH NUMBER: MASK NUMBER: FCD 5/1 ~ § 8 @~ wo OE 23 xorfile! Sorie 05 , 0 WAFER FLAT DEVICE NUMBER . ECD 512 DOCUMENTATION





Richard Womack
3825 Academy Parkw South NE
Albuquerque, NM 87109

Fong bit Semiconductor Inc. 1230 Bordeaux Dr. Sunnyvale, CA 94089 FAX Number (408) 747-1263

Dear Ben,

Listed below are the specifications for the masks for the ECD512.

Quant	Name	Number	Field	Skew Facto u per side		
1	N- Well	1	dark	-0.1	6.9u	
ī	Source Drain	2	clear	+0.35	4.7u width	2.3u sp
1	Field Imp	3	clear	+4.0		
1	Poly Gate	4	clear	+0.15	3.3u	
ı	P+ Diff Mask	5	dark	-0.1		
1	N+ Diff Mask*	6	clear	+0.1	3.2u width	3.8u sp
2	Contact Mask	7	dark	-0.25	2.5u	
(T) 2	Metal I	8	clear	+0.75	6.5u	
2	Pad Mask	11	dark	+0.0	5.0u	
ī	BEL	30	clear	+0.5	6.0u	
ī	FES	31	clear	+2.0	9.0u	
	TEL	32	dark	+0.0	5.0u	
	SIN	33	clear	+0.0	5.0u	
1	Ml	34	dark	+0.0	5.0u	

^{*} N+ Diff is not on the tape and is a reverse of P+ Diff.

All sizing has been done per the Orbit 3u N-Well design rules i.e. DES-017 page 2 and critical geometries have been added. You will need to add the Orbit alignment marks. Die size x = 6045u = 238 mil, y = 3226u = 127 mil.

Sincerely,

Richard Womack

CONNECTOR END WENTWORTH NUMBER: 3695 MASK NUMBER: ECS 13 12 М 14 11 R Q 15 10 0 S o^K 16 0 ТО 8 **o** OH Ψ Θ 19 0 w o Ε ₂₀ O X 21 0 22 3 0 Z В 2 23 AA 24 BB WAFER FLAT.
DOCUMENTATION

A.2 REAR VIEW OF DASH-16 CONNECTOR

			L.I	L.GN	ND.	19	37	CHO HI IN (G)
			/*CH8	HI	IN	18	36	CH1 HI IN (3)
/CH1	LO	IN	/*CH9£	HI	IN	17	35	CH2 HI IN (4)
CH2	LO	IN	/*CH10	HI	IN	16	34	CH3 HI IN (5)
СНЗ	LO	IN	/*CH11	HI	IN	15	33	CH4 HI IN (C)
CH4	LO	IN	/*CH12	HI	IN	14		CH5 HI IN (7)
CH5	LO	IN	/*CH13	ні	IN	13	32	CH6 HI IN (8)
СН6	LO	IN	/*CH14	HI	IN	12	31	CH6 HI IN (6)
CH7	LO	IN	/*CH15	HI	IN	11	30	
			D/A 0 1	REF	IN	10	29	L.L.GND.
			D/A	0 (OUT	9	28	L.L.GND.
			VREF	(-	5v)	8	27	D/A 1 OUT
		(1	7) POWE	R G	ND.	7	26	D/A 1 REF IN
		, ,			IP1	6	25	
					IP3	5	24	IP2 / CTR O GATE
			+(1			4	23	OPO(12) TAP
			(14)0	-		3	22	OP2(II) IC
			CTR			2	21	CTR 0 CLOCK IN
						1	20	CTR 2 OUT
			(16) +	۷ د	E MV			,


* Alternative connections apply in 16 channel Single Ended (S.E.) input configuration (set by 8/16 switch).

Fig. A.1: Rear view of I/O connector (37 pin male "D")

CONNECTOR END

WENTWORTH NUMBER:

MASK NUMBER: ECD 512



CUSTOMER : Telans

WAFEZ FLAT DOCUMENTATION

DEVICE NUMBER: ECD 5/2

Appendix B

SPECIFICATIONS

B.1 POWER CONSUMPTION

800mA typ. / 1A max. +5v supply 2mA typ. / 5mA max. +12v supply 20mA typ. / 30mA max. -12v supply

B.2 ANALOG INPUT SPECIFICATIONS

8 differential (HI/LO/GND) Channels or 16 single ended (HI/GND) switch selectable

12 bits Resolution

0.01% of reading +/-1 bit. Accuracy

+/-10v, +/-5v, +/-2.5v, +/-1v, +/-0.5vInput range or 0-10v, 0-5v, 0-2v, 0-1v

switch selected.

Offset binary (bipolar +/- inputs) Coding True binary (unipolar 0-+ inputs)

Continuous single channel to +/-35v Overvoltage


10nA max at 25 deg.C. Input current -


Gain or F.S., +/-25ppm/deg.C. max. Temperature Zero, +/-12ppM/deg.C. max. Coefficient


ECO 512 Schenatics 2/11/87


.

y1	32 1/20
SFBG -1	31 - CAP
- 18-3 TW-4	36 -
/_ '	29 - TAP
AE-L	27 - IC
45-7	26 - EC
A4 -8	25 - coje
A3 -9	 28-5
142 -10	23 - W
41 -11	22 - G - 21 - I 08
A4 -12 101 -13	20-107
102 -14	19 - IO6
£03 -15	18 - TOS
GNO -16	17 - IOY














3B - XFC3, XFB.Z 03 = XFCØ, XFBØ














SCNTL, IN









1

DL CNTL, G, AE


						•				•	•			•		•								•						•		: :
								401	4	40	/4	10/	3 1	143					二丁	AE	B.	:								. .		
														. –				1										:		~		
	•							•	Т			5	_	~		 (لہ	8 1		j	42		•		- - ·	• • •					
							<u>.</u>	٠Ť		rod	$\langle u \rangle$	<u> </u>		FI	>	6	72	\sim \perp	•		~		·								 -	- :
						1									•	. 1		_ •	۱ ٠		7.8	4									:	
	٠			•			2 .			•	••	• •	30	2	0	. 7	56	78	,	> •	7.0	•									,	
																													••			
											•																					
											•					•		٠			•											. :
											. •											•							. :			
																								•		·				_ [Ē
							•				•		•	•		•	•	•		•			,	• •	•	:			_			
									•																		·*	• •				î
														•																	<u>. 4</u>	ء ڏ
•	•	•			•		٠.	•		-•		• •	•	· •··· ·		••		<u>.</u>	• •			• •							•			: :
					•						_																		· · · · -			
																																10
•									•	•			•					•	٠					٠.٠					:	:		
																		:									· ·	····· .		···· .		
•																:			•							i			:	:		ن. در
									•								•						•		•			•		Ξ.		
	-																	. (١.					·	.	<u> </u>			<u>-</u>		 -	- ,
•.																																
. - -		•													•	•		•							:	:				. :		
					<u> </u>												·· · ·	• • • • •			···- ·-·	:	- :				;	·- -	:			 • • • •
			ı							•		1					!				· .											
• •		;		•		•					:			:-·· -			* .				·····	••		· 		:						
					•						i				:	:		:								:					- •	
	•																														:	<u>.</u> //
• •	• •	•	-								· · · · · ·	•	· • · · •				:		• -			· · · · · ·								:		
			_								<u>.</u>			:		:								· ·			;	- ;				-
											:									:			•							. : 		
•			-					· · ·		·	!			•	-	:		:	, :	!- - -	:	-										
				.								· 			<u>. </u>	<u></u>			<u>.</u>	-	<u>:</u>											÷:
											:	i						:	•	:		:						:		<u>.</u>		: : _
							 -	 -			·	:			:			:	1		į			:								!
	· .			<u></u>	,		<u>!_</u>	:		; • • •	· 	<u>.</u>		· ·					i		<u>.</u> -		-		<u> </u>					!		T
					:	•				;	:			:	:		:	1	:	i ·					•	<u> </u>	i		į			<u>}</u>
	:		-			·					·			·	-									,	:						;	
			. –	 -	.	<u> </u>	-		 .	-	:	.; 		· · ·	- ;	-	.	·	: -—	· !	Ţ					i	- -	ı	; ;	 i		Ť
•				:	·	:	;		1 :		:	:			 i	· •	<u>i </u>	ł		· · ·	<u>i </u>	ــــــــــــــــــــــــــــــــــــــ	<u> </u>	!				:				
	;			T	1	7					Ţ 		!								1	!			1					i	I	
		-	!	-		:		ļ		- -	 -	+	 	┧		╁.	i —	 	 		i —	i —	-	├─	 -					1		+:
• 🙀		٠.,٠	∮.	į	i	-	!	ļ	Ì	i	i	1 .	<u> </u>	Ĺ	•	<u> </u>	<u> </u>	<u>L</u> _	<u> </u>	<u> </u>	: 	<u> </u>		1 .	<u> </u>							1
:	i		i	!	:	•	T	Ī	1		T						Π	Ī	1		i	İ				j .		i		ļ	3. N	
!	- 1		i -	+	 -	T .	 -	 +	-	-		+		┼-	+-	 	-	-	+-	+	 -	!		-			 	 		_		+
		• ·		1	i	!	1	!	l _	i	1	1	l	<u>!</u>	<u> </u>	1	1	i	<u>i </u>	<u> </u>		<u> </u>		L			<u></u>	<u>. </u>	إخا		-	1
·· .	. :	: :			!	1	1							T		1		1			[. ?			l i	.	'	1
		· ·	<u>:</u>	+	<u> </u>	-i	. 	 -	!	 		<u> </u>	- -	·	+	 	· 	+-		 	+				-	-	-	 	ļi		_	Ť.
	:		: .	·	:	•	.1	.i . .	4. =	: - -	:	. <u>.</u>			•		i 			<u></u>			: • ·	<u>;</u>	:	: •	!				· -	<u>.</u>
-										•								:		1	٠.	:		į	;	i	:	:	: ;			:
- :	-			 -	:	· , -··			!	i	:	•		ï	·• ·	i	:- · -		<u> </u>	 	<u> </u>	:	:	1		<u></u>		:	:	7	<u></u>	~
_				;	· 			· 		!	:	•	• •	. <u>.</u> .	! *		:	;	:	i				; 	1	1	i 				· 	_
- · ·	;		:	· •	;	;	•	:	į	!	i '	•	:	-	-			:	;			•	:					•		į	l	:
- :				.:			. •	:	• • •	:	i	. '		•		:		:	!	:	•	į.	:	• •-	· · · · ·	•	! ··	 -	: ···- -			_




Address Input Butter ADDIN



0 - 75



T PG + CAP



OUTPUT

A B

NANO

0 1 1


2 1 0


0 0


0 1

1 0

0 1







Fong
(t Semiconductor Inc.
250 Bordeaux Dr.
1nnyvale, CA 94089
AX Number (408) 747-1263

ear Ben,

Listed below are the specifications for the masks for the ECD512.


uant	Name	Number	Field	Skew Factor	Mask CD
				u per side	
1	N- Well	• 1	dark	-0.1	6.9u
1	Source Drain	2	clear		ou width 2.3u sp
1	Field Imp	3	clear	+4.0	
1	Poly Gate	4	clear	+0.15	3.3u
1	P+ Diff Mask	5	dark		Bu width 3.2u sp
1	N+ Diff Mask*	6	clear	+0.1 3.2	2u width 3.8u sp
2	Contact Mask	7	dark	-0.25	2.5u
3-2	Metal I	8	clear	+0.75	6.5u
2	Pad Mask	11	dark	+0.0	5.0u
1	BEL	30	clear	+0.5	6.0u
1	FES	31	clear	+2.0	9.0u
	TEL	32	dark	+0.0	5.0u
	SIN	33	clear	+0.0	5.0u
7	Ml	34	dark	+0.0	5.0u

^{*} N+ Diff is not on the tape and is a reverse of P+ Diff.

All sizing has been done per the Orbit 3u N-Well design rules i.e. DES-017 page 2 and critical geometries have been added. You will need to add the Orbit alignment marks. Die size x = 6045u = 238 mil, y = 3226u = 127 mil.

Sincerely,

Richard Womack



Master Images, Inc., 2235 Zanker Rd. San Jose, CA 95131 (408) 262-6275

CUSTOMER: ORBIT

DEVICE: ECD512

LAYER: 7-CO

ROM OPTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 73597

P.D.# 985

AUDITOR:

STEP DATE: 23C7C

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.


MQA

ACC REJ DATE

3:23-97

NOMIMAL 2.35 +/- 125								
PRIMARY	TEST PATTERN							
2.31 2.33 2.35 2.31 2.39 2.34 2.33 2.35 2.33	<u>2.41</u> <u>2.41</u> <u>2.41</u> <u>2.39</u>							

	ACC	REJ	DATE
COMP			3 <u> 23 87</u>
21	NA		2 22
KĻA	74		<u>3-23</u>
NEC	NA		7-72
SHIP			30



Master Images, Inc., 2235 Zanker Rd. San Jose, CA 95131 (408) 262-6275

CUSTOMER: ORBIT

DEVICE: ECD512

LAYER: 8-MI

ROM OPTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 73597

P.O.# 9857

AUDITOR: 2 STEP DATE: 24C7D

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.

MQA	ACC	REJ	DATE 3-24-87
NOMIMA			
PRIMA	HY	IES: F	ATTERN
6.75 <u>6.75</u> 6.75 <u>6.75</u> , <u>6.75</u> <u>6.71</u>	675	5.20 5	1.18 5.22 1.23
	ACC	REJ	DATE
COMP (<u> 12/4را</u> د

3-<u>24-87</u>

3-24-87


3-24-87

21

KLA

NEC

SHIP



Master Images, Inc., 2235 Zanker Rd. San Jose, CA 95131 (408) 262-6275

CUSTOMER: ORBIT

DEVICE: ECD512

LAYER: 34-MI-DK

ROM OPTION:

PRODUCT-TYPE: 1X Master

GLASS TYPE: Low-Expansion

MII SALES ORDER # 73597

P.O.# 9857

AUDITOR: 2 STEP DATE: 24C7E

MASTER IMAGES, INC.

PHOTOMASKS NOT OPENED AND INSPECTED IN CLASS 100 ENVIRONMENT ARE NON-RETURNABLE. ALWAYS HANDLE WITH GLOVES.

MQA	ACC	REJ	<u>3-24-</u> 87				
NOMIN	IAL <u>4.</u>	<u>85</u> +/-	0,25				
PRIM	ARY	<u>+.90</u> <u>+.92</u> <u>+.91</u> <u>+.92</u> <u>+.90</u> <u>+.95</u>					
<u>4.90</u> <u>4.9</u> <u>4.85</u> <u>4.9</u> <u>4.87</u> <u>4.9</u>	2 4.9/						
	ACC	REJ	DATE				
COMP	NA NA		3-2487				
KLA	59		3- <u>24-8</u> 7				
NEC	<u>AM</u>						
SHIP	2		3- <u>24-8</u> 7				